[카테고리:] 미분류

(남광희 교수)(제어 및 모터 드라이브 연구실) : 해당사항 없음

(박부견 교수님)(신호처리 및 제어 연구실) : 해당사항 없음

해당 사항 없습니다.

안녕하세요~

이재구 교수님 연구실에 김호영 입니다.

요청하신 자료 기입하여 첨부합니다.  늦게 올려 죄송합니다.

수고하세요.

– 호영 드림 –

(이필중 교수님) (정보보안연구실): 해당사항 없음

▣ Title : Software Solutions to Hardware Problems in the Billion-Transistor Era
▣ Speaker : 이재욱 교수 (성균관대학교) / Prof. Jae W. Lee (SungKyunKwan University)
▣ Time : 4. 13(금) 오후 2:00~3:30 / pm14:00~15:30, April 13 (Fri)
▣ Place : LG동 강당 (101호) / Room #101, LG Research Bldg.
▣ Hosted by : 김병섭 교수 (T. 279-2382) / Prof. Byung Sub Kim (T. 279-2382)   
    BK21 미래정보기술사업단 / BK21 Educational Institute of Future Information Technology
▣ Absteact : 
The computer industry’s success for the past three decades has been primarily driven by Moore’s Law, which states a long-term technology trend of the transistor count on a chip doubling every two years. The exponential increase in transistor count implies an exponential reduction in transistor size, which makes modern processor design more challenging than ever. With operating voltage remaining relatively constant, high-performance single-core processors hit a physical limit on the amount of power a chip can dissipate, called the Power Wall. This has caused an end to exponential increases in clock frequencies and forced an industry-wide shift to multicores. However, multicores are only a half solution to the problem since the difficult task of extracting and exploiting parallelism should be handled by software. In this talk, I will first present recent progress in software-only speculative pipeline parallelization and run-time parallelism adaptation to achieve scalable and robust performance on multicores. If time permits, I will also briefly introduce software-only techniques to improve fault tolerance in modern microprocessors.

해당사항없음

해당사항 없습니다.

해당 없습니다.

해당사항없음